View CS61310_2151889.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary product information this document contains information for a new product. cirrus logic reserves the right to modify this product without notice. 1 copyright ? cirrus logic, inc. 1999 (all rights reserved) p.o. box 17847, austin, texas 78760 (512) 445 7222 fax: (512) 445 7581 http://www.cirrus.com ds440pp2 aug 99 CS61310 t1 line interface unit features n provides t1 line interface n no crystal needed for jitter attenuation n greater than 14db of transmit return loss n meets at&t 62411 jitter tolerance and attenua- tion requirements n meets ansi t1.231b requirements for los and ais n awg for user programmable pulse shapes n tx driver high impedance / low power control n generation and detection of loop up / loop down signaling n selectable unipolar or bipolar i/o n compliant with: american national standards (ansi): t1.102, t1.105, t1.403, t1.408, and t1.231 fcc rules and regulations: part 68 and part 15 at&t publication 62411 tr-net-00499 description the CS61310 is a t1 primary rate line interface unit. it combines the complete analog transmit and receive cir- cuitry for a single, full-duplex interface at t1 rates. the device is pin and function compatible with the level one lxt310. enhanced functionality is available through an extended register set allowing custom pulse shape generation and generation and detection of loop up and loop down codes. the CS61310 features crystal ? crystalless jitter attenuation. ordering information CS61310-il 28-pin plcc CS61310-ip 28-pin pdip tclk tdata/tpos ubs/tneg jasel rclk rdata/rpos bpv/rneg int/nloop los 2 3 4 e n c o d e r remote loopback 8 7 6 d e c o d e r 23 12 inband nloop &los processor receive clock generator 910 xtalin xtalout 5 21221415 mode rv+ rgnd tgnd tv+ jitter atten timing &data recovery los/ nloop clear registers & control logic taos enable lbo select jitter atten transmit timing & control pulse shaping circuitry rom / ram line drivers serial port lloop enable local loopback (analog) equalizer control slicers &peak detect noise & crosstalk filters magnitude equalizer agc 13 16 28 26 27 24 25 18 19 20 1 ttip tring clke/taos cs/rloop sclk/lloop sdi/lbo1 sdo/lbo2 latn rtip rring mclk local loopback (digital) 11
CS61310 2 ds440pp2 table of contents 1 characteristics and specifications ......................................................................... 4 absolute maximum ratings ........................................................................................... 4 recommended operating conditions ....................................................................... 4 digital characteristics ................................................................................................. 4 analog characteristics ................................................................................................ 5 t1 switching characteristics ..................................................................................... 6 serial port switching characteristics.................................................................. 7 2 theory of operation ........................................................................................................ 8 2.1 interface modes ........................................................................................................... ...... 8 2.2 master clocks ............................................................................................................. ....... 8 2.3 transmitter ............................................................................................................... .......... 8 2.4 transmit all ones select .................................................................................................. .9 2.4.1 receiver ................................................................................................................ 9 2.4.2 clock recovery ..................................................................................................... 9 2.4.3 jitter tolerance ................................................................................................... 10 2.5 jitter attenuator ......................................................................................................... ...... 10 2.6 receiver line attenuation indication ............................................................................... 10 2.7 receiver loss of signal ................................................................................................... 10 2.8 local loopback ............................................................................................................ .... 11 2.9 remote loopback ........................................................................................................... .11 2.10 network loopback ......................................................................................................... 11 2.11 alarm indication signal .................................................................................................. 11 2.12 serial interface ......................................................................................................... ...... 12 2.12.1 control register 1: address 0x10 ............................................................................... 13 2.12.2 control register 2: address 0x11 ............................................................................. 14 2.12.3 equalizer gain (eqgain): address 0x12 ................................................................... 14 2.12.4 ram address (ram): address 0x13 .......................................................................... 14 2.13 interrupts ............................................................................................................... ......... 15 2.14 power on reset / reset ................................................................................................ 15 2.15 power supply ............................................................................................................. .... 16 3 arbitrary waveform generation ............................................................................. 16 4 pin description ............................................................................................................ ...... 19 4.1 power supplies ............................................................................................................ .... 20 4.2 oscillator ................................................................................................................ .......... 20 4.3 control ................................................................................................................... .......... 20 4.4 status .................................................................................................................... ........... 21 4.5 serial control interface .................................................................................................. .. 21 4.6 data input/output ......................................................................................................... ... 22 5 package dimensions ........................................................................................................ 2 4 6 applications ............................................................................................................... ........ 26 contacting cirrus logic support for a complete listing of direct sales, distributor, and sales representative contacts, visit the cirrus logic web site at: http://www.cirrus.com/corporate/contacts/ preliminary product information describes products which are in production, but for which full characterization data is not yet available. advance product infor- mation describes products which are in development and subject to development changes. cirrus logic, inc. has made best effort s to ensure that the information contained in this document is accurate and reliable. however, the information is subject to change without notice and is provi d ed as is without warranty of any kind (express or implied). no responsibility is assumed by cirrus logic, inc. for the use of this information, nor for inf ringements of patents or other rights of third parties. this document is the property of cirrus logic, inc. and implies no license under patents, copyrights, tradem arks, or trade secrets. no part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electron ic, mechanical, photographic, or otherwise) without the prior written consent of cirrus logic, inc. items from any cirrus logic website or disk may be printed for use by the user. however, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form o r by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of cirrus logic, inc.furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of cirrus logic, inc. the names of products of cirrus logic, inc. or ot her vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. a list of cirrus logic, inc. trade- marks and service marks can be found at http://www.cirrus.com.
CS61310 ds440pp2 3 list of figures figure 1. signal rise and fall characteristics ................................................................. 6 figure 2. recovered clock and data switching characteristics ...................................... 6 figure 3. transmit clock and data switching characteristics ......................................... 6 figure 4. serial port write timing diagram ..................................................................... 7 figure 5. serial port read timing diagram ..................................................................... 7 figure 6. typical pulse shape for ds-1 ........................................................................... 8 figure 7. minimum input jitter tolerance of receiver ................................................... 10 figure 8. latn pulse width encoding ........................................................................... 10 figure 9. typical jitter transfer function ....................................................................... 10 figure 10. input/output timing (showing address 0x10) ............................................... 12 figure 11. phase definition of arbitrary waveforms ...................................................... 16 figure 12. example of summing of waveforms ............................................................. 17 figure 13. hardware mode operation ............................................................................ 26 figure 14. matched impedence output configuration ................................................... 27 figure 15. typical system connection .......................................................................... 28 list of tables table 1. pulse shape selection and transformer requirements ...................................... 8 table 2. data output/clock relationship ........................................................................... 9 table 3. register map...................................................................................................... 12 table 4. register 16 decoding......................................................................................... 15 table 5. CS61310 diagnostic mode availability .............................................................. 17 table 6. transformer specification .................................................................................. 18 table 7. recommended tranformers for the CS61310 ................................................... 18
CS61310 4 ds440pp2 1 characteristics and specifications absolute maximum ratings warning: operation at or beyond these limits may result in permanent damage to the device. normal operation is not guaranteed at these extremes notes: 1. transient currents of up to 100 ma will not cause scr latch-up. also ttip, tring, tv+ and tgnd can withstand a continuous current of 100 ma. recommended operating conditions notes: 2. tv+ must not exceed rv+ by more than 0.3 v. 3. power consumption measured while driving line load over operating temperature range. power consumption includes ic and load. digital input levels are within 10% of the supply rails and digital outputs are driving a 50 pf capacitive load. 4. typical consumption corresponds to 50% ones density and medium line length at 5.0 v. 5. maximum consumption corresponds to 100% ones density and maximum line length at 5.25 v. digital characteristics (ta = -40 c to 85 c; tv+, rv+ = 5.0 v 5%; gnd = 0 v) notes: 6. this specification guarantees ttl compatibility (v oh = 2.4 v @ i out = -40 m a). 7. output drivers are ttl compatible and will drive cmos logic levels into a cmos load. parameter symbol min max units dc supply (referenced to rgnd=tgnd=0 v) rv+ tv+ - - 6.0 (rv+) + 0.3 v v input voltage, any pin v in rgnd-0.3 (rv+) + 0.3 v input current, any pin (note 1) i in -10 10 ma ambient operating temperature t a -40 85 c storage temperature t stg -65 150 c parameter symbol min typ max units dc supply (note 2) rv+, tv+ 4.75 5.0 5.25 v ambient operating temperature t a -40 25 85 c power consumption (notes 4,4,5) p c -390630mw parameter symbol min typ max units high-level input voltage (note 6) pins 1-4, 24-28 v ih 2.0 - - v low-level input voltage (note 6) pins 1-4, 24-28 v il --0.8v high-level output voltage (notes 7, 7) i out = -40 m a pins 6-8, 25 v oh 2.4 - - v low-level output voltage (notes 7, 7) i out = 1.6 ma pins 6-8, 25 v ol --0.4v input leakage current - - 10 m a
CS61310 ds440pp2 5 analog characteristics (ta = -40 c to 85 c; tv+, rv+ = 5.0 v 5%; gnd = 0 v) notes: 8. using a 0.47 f capacitor in series with the primary of a transformer recommended in the applications section. 9. pulse amplitude measured at the secondary side of the transformer across a 100 w load for line length setting len2/1/0 = 0/1/0. 10. pulse amplitude measured at the dsx-1 cross-connect for all line length settings from len2/1/0 = 0/1/1 to len2/1/0 = 1/1/1. 11. assuming that jitter free clock is input to tclk. 12. not production tested. parameters guaranteed by design and characterization. 13. measured broadband through a 0.5 w resistor across the secondary of the transmitter transformer during the transmission of an all ones data pattern. 14. data decision threshold established after the receiver equalizer filters pulse overshoot and undershoot. 15. jitter tolerance for 0 db input signal level. jitter tolerance increases at lower frequencies. see figure 7. 16. see receiver jitter tolerance plot, figure 7. parameter min typ max units transmitter ami output pulse amplitudes (note 8) t1, (fcc part 68) (note 9) t1, dsx-1 (note 10) 2.7 2.4 3.0 3.0 3.3 3.6 v v external equalizer pulse amplitude 4.8 5.6 6.4 v transmitter output impedance (note 12) transformer turns ratio = 1:2 1.5 w transformer turns ratio = 1:1.5 fcc dsx1 external equalizer 44 44 44 w w w jitter added by the transmitter (notes 11,12) 10 hz - 8 khz 8khz - 40khz 10 hz - 40 khz broad band - - - - 0.015 0.015 0.015 0.020 - - - - ui ui ui ui power in 2 khz band about 772 khz (notes 8, 12) 12.6 15 17.9 dbm power in 2 khz band about 1.544 mhz (notes 8, 12) (referenced to power in 2 khz band at 772 khz) -29 -38 - db positive to negative pulse imbalance (notes 8, 12) - 0.2 0.5 db transmitter short circuit current (notes 8, 13) - - 50 ma rms receiver rtip/rring input impedance - 20k - w sensitivity below dsx (0 db = 3.0 v) -40 30 - - - - db mv loss of signal threshold - -42 - db data decision threshold (notes 12,14) t1, dsx-1 t1, (fcc part 68) 50 50 % of peak % of peak allowable consecutive zeros before los 160 175 190 bits receiver input jitter tolerance(note 16) t1:10 khz - 100 khz (note 12) 1 hz 0.4 138 - - - - ui ui
CS61310 6 ds440pp2 t1 switching characteristics (ta = -40 c to 85 c; tv+, rv+ = 5.0 v 5%; gnd = 0 v; inputs: logic 0 = 0 v, logic 1 = rv+; see figures 1, 2, & 3) notes: 17. mclk provided by an external source or tclk. 18. rclk duty cycle will be 62.5% or 37.5% when jitter attenuator fifo limits are reached. 19. at max load of 1.6 ma and 50 pf. 20. host mode (clke = 1). 21. host mode (clke = 0). ) parameter symbol min typ max units tclk frequency f tclk -1.544-mhz tclk duty cycle (note 12) t pwh2 /t pw2 45 50 55 % mclk frequency (note 17) f mclk -1.544-mhz rclk duty cycle (notes 12, 18) t pwh1 /t pw1 45 50 55 % rise time, all digital outputs (note 19) t r --85ns fall time, all digital outputs (note 19) t f --85ns tpos/tneg to tclk falling setup time t su2 25 - - ns tclk falling to tpos/tneg hold time t h2 25 - - ns rpos/rneg valid before rclk falling (note 20) t su1 150 274 - ns rpos/rneg valid before rclk rising (note 21) t su1 150 274 - ns rpos/rneg valid after rclk falling (note 20) t h1 150 274 - ns rpos/rneg valid after rclk rising (note 21) t h1 150 274 - ns any digital output t r t f 10% 10% 90% 90% figure 1. signal rise and fall characteristics rclk t pw1 t pwl1 t pwh1 (clke = 1) (clke = 0) rclk rpos rneg su1 h1 tt figure 2. recovered clock and data switching characteristics tclk tpos/tneg t su2 t h2 t pwh2 t pw2 figure 3. transmit clock and data switching characteristics
CS61310 ds440pp2 7 serial port switching characteristics (ta = -40 to 85 c; tv+, rv+ = 5v 5%; inputs: logic 0 = 0 v, logic 1 = rv+) notes: 22. output load capacitance = 50 pf parameter symbol min typ max units sdi to sclk setup time t dc 50 - - ns sclk to sdi hold time t cdh 50 - - ns sclk low time t cl 240 - - ns sclk high time t ch 240 - - ns sclk rise and fall time t r , t f - - 50 ns cs to sclk setup time t cc 50 - - ns sclk to cs hold time t cch 50 - - ns cs inactive time t cwh 250 - - ns sclk to sdo valid (note 22) t cdv --200ns cs to sdo high z t cdz -100-ns t dc t cc lsb lsb msb control byte data byte cs sclk sdi t ch t cwh t cch t cdh t cl t cdh figure 4. serial port write timing diagram high z cs sclk sdo clke = 1 sdi cdv t cdv t cdz t sdo clke = 0 last addr bit d0 d1 d6 d7 d0 d1 d6 d7 figure 5. serial port read timing diagram
CS61310 8 ds440pp2 2 theory of operation the CS61310 line interface unit is a fully inte- grated transceiver for t1 long haul applications. the transmitter outputs all pulse shapes for t1 ap- plications. 2.1 interface modes the CS61310 can be operated as a stand-alone de- vice with its interface in hardware mode (mode pin is low), or it can be operated by a microcontrol- ler over a serial interface in host mode (mode pin is high). host mode enables the use of additional functionality, as described in the serial interface section. 2.2 master clocks the CS61310 requires a reference clock for the re- ceiver and the jitter attenuator. a 1.544 mhz exter- nal clock can be input to mclk, or a 4x crystal can be connected to the on-chip oscillator. this fre- quency reference should be within + 32 ppm of the nominal operating frequency. jitter and wander on the reference clock will degrade jitter attenuation and receiver jitter tolerance. if mclk is provided, the crystal oscillator is ignored. 2.3 transmitter the transmitter accepts digital t1 input data and drives appropriately shaped ami (alternate mark inversion) pulses onto a transmission line through a transformer. the transmit data (tpos & tneg or tdata) is sampled on the falling edge of the input clock, tclk. the pulse shapes comply with fcc part 68 option a (0 db), option b (-7.5 db), option c (-15 db) or (-22.5 db) (see table 1). pulse shaping and signal level are controlled by lbo1 and lbo2 pins in hardware mode, or the lbo1 and lbo2 bits (cr1.3 and cr1.4) in host mode. custom transmit pulse shapes may be implemented by writing pulse shape coefficients to the registers. custom pulses may be used to correct for pulse shape degradation or distortion caused by improper termination, suboptimal interconnect wiring, or loading from external components such as high voltage protection devices. for ds-1 applications, the arrangement in table 1 meets ansi t1.102 pulse shape requirements. a typical output pulse is shown in figure 6. these pulse settings can also be used to meet itu-t pulse shape requirements for 1.544 mhz operation. lb02 lb01 output pulse 0 0 0 db 0 1 -7.5 db 1 0 -15 db 1 1 -22.5 db table 1. pulse shape selection and transformer requirements figure 6. typical pulse shape for ds-1 500 1.0 0.5 0 -0.5 0 250 750 1000 time (nanoseconds) output pulse shape normalized amplitude ansi ti.102 specification
CS61310 ds440pp2 9 setting tneg high for more than 16 tclk cycles enables the coder mode, changing tpos to tda- ta, rpos to rdata, and rneg to bpv. when configured for coder mode, the mode pin can be tied to rclk enabling the b8zs encoders and de- coders. the CS61310 will detect the absence of tclk, and will force ttip and tring to high impedance af- ter 175 bit periods, preventing transmission when data input is not present. in host mode, the trans- mitter can be set to high impedance by setting the txhiz bit (cr2.1) to 1. when any transmit control bit (taos, len0-2, lbo1-2, or lloop) is toggled, the transmitter outputs will require approximately 22 bit periods to stabilize. the transmitter will take longer to stabi- lize when rloop is selected because the timing circuitry must adjust to the new frequency. 2.4 transmit all ones select the transmitter provides for all ones to be generat- ed at ttip and tring. the timing of the bits is controlled by tclk; if tclk is absent, then mclk is used; in the absence of mclk, the quartz crystal generates the output timing. transmit all ones is selected in hardware mode by setting the taos pin high (cr1.7 = 1 in host mode). when taos is active, the tpos and tneg (tdata) inputs are ignored. if remote loopback is in effect, any taos request will be ignored. 2.4.1 receiver a noise and cross-talk filter removes signal compo- nents that are coupled onto the line from other ca- bles. the clock and data recovery circuit exceeds the jitter tolerance specifications of publication 43802, publication 43801, at&t 62411, and tr-tsy-000170. jitter tolerance is shown in fig- ure 7. the rtip and rring inputs are biased to an intermediate dc level and treat the input signal dif- ferentially. the receiver extracts data and clock from the input signal. the receiver outputs are the clock and syn- chronized data. the incoming pulses are amplified, equalized and filtered before being fed to the com- parator for peak detection, slicing and data recov- ery. 2.4.2 clock recovery the clock recovery circuit is a third-order phase- locked loop. the digital pll in the clock recovery circuit of the CS61310 recovers clock from the edges of the incoming pulses (1s). the clock and data recovery circuit is tolerant of long strings of consecutive zeros, and will successfully receive a 1-in-175, jitter-free input signal. in the hardware mode, data on rpos and rneg (rdata), is stable and latched on the rising edge of recovered clock, rclk. in host mode, the clke pin determines the clock polarity for which output data is stable and valid (see table 2). when clke is high, rpos and rneg (rdata) are valid on the falling edge of rclk. when clke is low, rpos and rneg are valid on the rising edge of rclk. setting tneg high for more than 16 tclk cycles enables the coder mode, changing tpos to tda- ta, rpos to rdata, and rneg to bpv. when configured for coder mode, the mode pin can be tied to rclk enabling the b8zs encoders and de- coders. mode clke data clock clock edge for valid data low dont care rpos rneg rclk rising high low rpos rneg sdo rclk rclk sclk rising rising falling high high rpos rneg sdo rclk rclk sclk falling falling rising table 2. data output/clock relationship
CS61310 10 ds440pp2 2.4.3 jitter tolerance the receiver jitter tolerance is shown in figure 7. the CS61310 jitter tolerance exceeds at&t 62411 for synchronizers. 2.5 jitter attenuator jitter attenuation can be implemented in either the transmit (jasel low) or receive (jasel high) paths, or it can be eliminated from the circuit by setting the xtalin pin high. the jitter attenuator on the CS61310 does not require a crystal. it is ac- tivated when xtalin is either connected to ground or left open; connecting to ground is the preferred method. the jitter attenuator corner frequency is set at 4 hz, with attenuation increasing at a 20 db per decade rate above 4 hz. a typical jitter attenuation graph is shown in figure 9. 2.6 receiver line attenuation indication the latn pin outputs a coded signal that repre- sents the signal level at the input of the receiver. as shown in figure 8, the latn output is measured against rclk to provide the signal level in 7.5 db increments. in host mode, the receive input signal level can be read from the equalizer gain register, address 0x12, to greater resolution, dividing the in- put range into 20 steps of 2 db increments. 2.7 receiver loss of signal the receiver will indicate loss of signal by setting the los pin high in hardware mode (cr1.0 = 1 in host mode). los is active on power up, reset, when receiver gain is maximized, upon receiving 175+/- 15 consecutive zeros, or when the received signal power falls below below the signal level, loss of signal threshold listed under analog specifica- tions. received zeros are counted based on recov- ered clock cycles. while in the los state, received 10 1k 10k 1 100 100k 700 .1 1 10 100 .4 28 300 300 peak-to-peak jitter (unit intervals) jitter frequency (hz) at&t 62411 performance 138 minimum figure 7. minimum input jitter tolerance of receiver rclk latn 1 2 3 4 5 latn = 1 rclk, 7.5 db of attenuation latn = 2 rclk, 15 db of attenuation latn = 3 rclk, 22.5 db of attenuation latn = 4 rclk, 0 db of attenuation figure 8. latn pulse width encoding attenuation in db frequency in hz 10 20 30 40 50 60 1 10 100 1 k 10 k maximum attenuation limit 62411 requirements minimum attenuation limit measured performance 0 figure 9. typical jitter transfer function
CS61310 ds440pp2 11 data on rpos/rneg (rdata in unipolar mode) equals 0 (squelched). the device complies with ansi t1.231-1993 criteria to exit the los condi- tion: 12.5% ones density for 175+/-75 bit periods with no more than 100 consecutive zeros. while los is active, rclk depends on mclk and the jitter attenuator. if the jitter attenuator is in the transmit path or not used, rclk is referenced to mclk, if provided, or the crystal oscillator oth- erwise. if the jitter attenuator is in the receive path, the jitter attenuator will hold the average incoming data frequency prior to los. the recovered clock remains at a 50% duty cycle. the rpos (rdata) and rneg pins are forced low during los. timing is recovered by a phase selector which se- lects one of the phases from the internal synchroni- zation clock (one of three clocks, 120 degrees apart in phase, at 16x of the data rate). since the selec- tion is made between a limited set of phases, the digital timing recovery process has a small phase error built into the sampling process. by choosing from 48 possible sampling phases, the CS61310 re- duces the sampling error to a minimum. 2.8 local loopback in hardware mode, local loopback is selected by setting the lloop pin high (cr1.6 = 1 in host mode). selecting local loopback causes clock and data presented on tclk, tpos/tneg (tdata) to be output at rclk, rpos/rneg (rdata). local loopback disconnects the rtip/rring in- puts from the line. inputs to the transmitter are still transmitted on ttip and tring, unless taos has been selected in which case, ami-encoded contin- uous ones are transmitted at the tclk frequency. the receiver rtip and rring inputs are ignored when local loopback is in effect. 2.9 remote loopback remote loopback is selected by setting the rloop pin high in hardware mode (cr1.5 = 1 in host mode). in remote loopback, the recovered clock and data input on rtip and rring are sent back out on the line via ttip and tring. selecting re- mote loopback overrides a taos request. the re- covered clock is also sent to rclk, and the recovered data is also sent to rpos and rneg in bipolar mode, or rdata in unipolar mode. simultaneous selection of local and remote loopback modes will cause a de- vice reset to occur (see reset). 2.10 network loopback network loopback (automatic remote loopback) can be commanded from the network when the network loopback detect function is enabled. in host mode, network loopback (nloop) detec- tion is enabled by writing ones to taos, lloop, and rloop, then clearing these three bits on a suc- cessive write cycle. in hardware mode, network loopback can be enabled by tying rloop to rclk or by setting taos, lloop, and rloop high for at least 200 ns, and then low. once enabled network loopback functionality will remain in ef- fect until rloop is activated or the device is reset. when nloop detection is enabled, the receiver monitors the input data stream for the nloop data patterns (00001 = enable, 001 = disable). when an nloop enable data pattern is repeated for a mini- mum of five seconds (with less than 10e-3 ber), the device initiates a remote loopback. once net- work loopback detection is enabled and activated by the nloop data pattern, the loopback is identi- cal to remote loopback initiated at the device. nloop is reset if the disable pattern (001) is re- ceived for 5 seconds, or by activation of rloop. nloop is temporarily suspended by lloop, but the nloop state is not reset. 2.11 alarm indication signal the receiver sets the register bit, ais, to 1 when less than 9 zeros are detected out of 8192 bit peri- ods. ais returns to 0 upon the first read after the ais condition is removed, determined by 9 or more zeros out of 8192 bit periods.
CS61310 12 ds440pp2 2.12 serial interface in the host mode, pins 24 through 28 serve as a mi- crocontroller interface. on-chip registers can be written to via the sdi pin or read from via the sdo pin at the clock rate determined by sclk. through these registers, a host controller can be used to con- trol operational characteristics and monitor device status. the serial port read/write timing is indepen- dent of the system transmit and receive timing. data transfers are initiated by taking the chip select input, cs , low (cs must initially be high). address and input data bits are clocked in on the rising edge of sclk. the clock edge on which output data is stable and valid is determined by clke as shown in table 2. data transfers are terminated by setting cs high. cs may go high no sooner than 50 ns after the rising edge of the sclk cycle corresponding to the last write bit. for a serial data read, cs may go high any time to terminate the output and set sdo to high impedance. figure 10 shows the timing relationships for data transfers when clke = 0. when clke = 1, data bit d7 is held until the falling edge of the 16th clock cycle. when clke = 0, data bit d7 is held valid until the rising edge of the 17th clock cycle. sdo goes high-impedance after cs goes high or at the end of the hold period of data bit d7. sdo goes to a high impedance state when not in use. sdo and sdi may be tied together in applica- tions where the host processor has a bi-directional i/o port. an address/command byte, shown in figure 10, points to addresses 0x10 through 0x15 (address 0x10 shown), and precedes a data byte. the first bit of the address/command byte determines whether a read or a write is requested. the next six bits con- tain the address. the last bit is ignored. data to the internal registers is input on the eight clock cycles immediately following the address/command byte. cs sclk sdo clke = 0 sdi d6 d5 d4 d3 d2 d1 d0 d7 0 0 d7 d6 d5 d4 d3 d2 d1 d0 address/command byte data input/output 0 0 0 1 0 r/w figure 10. input/output timing (showing address 0x10) 76543210addr control register 1 (cr1) taos lloop rloop lb02 lb01 coder taz nloop los 0x10 r/w control register 2 (cr2) ais ramplse rsvd set to 0 loopdn loopup rpwdn txhiz rsvd set to 0 0x11 r/w equalizer gain (eqgain) x x x eq4 eq3 eq2 eq1 eq0 0x12 r ram address (ram) msb - - - - - - lsb 0x13 r/w reserved set to 0 0 0 0 0 0 0 0 0 0x14 table 3. register map
CS61310 ds440pp2 13 2.12.1 control register 1: address 0x10 taos transmit all ones select when taos = 1, all ones are transmitted at the tclk frequency lloop local loopback when lloop = 1, data input at tpos, tneg (tdata) is internally looped back and output on rpos, rneg (rdata). tclk is routed to rclk, through the jitter attenuator, if activated. rloop remote loopback when rloop = 1, clock and data recovered by the receiver are sent back through the transmit path and retransmitted. the clock and data are routed through the jitter attenuator, if activated. lbo2, 1 line buildout lbo2 lbo1 attenuation 00 0 db 01 -7.5 db 1 0 -15 db 1 1 -22.5 db coder zero substitution (valid only when tneg (ubs) is tied high, invoking coder mode). (taz) setting coder to 1 enables b8zs encoding and decoding. when not in coder mode (tpos/tneg are data inputs) setting taz to 1 causes all zeros to be transmitted. nloop network loopback nloop = 1 when a network loopback code has been detected on the received signal. an interrupt will occur when nloop changes state unless a 1 is written to nloop disabling the interrupt. los loss of signal los = 1 when the loss of signal criteria have been met (175 zeros). los = 0 when a valid signal is being received. an interrupt will occur when los changes state unless a 1 is written to los disabling the in- terrupt. 7 (msb)6543210 (lsb) taos lloop rloop lb02 lb01 coder taz nloop los
CS61310 14 ds440pp2 2.12.2 control register 2: address 0x11 ais alarm indication signal. ais = 1 when an all ones pattern is present at the receiver. this bit is reset to 0 by the first read occurring after the ais condition has cleared. an interrupt will occur when ais is present unless a 1 is written to ais disabling the interrupt. ramplse when ramplse = 1, output pulse shapes are determined by the codes in the internal, pro- grammable, transmit ram. loopdn loop down setting loopdn to 1 causes the data pattern 001... to be repetitively transmitted. loopup loop up setting loopup to 1 causes the data pattern 00001... to be repetitively transmitted. rpwdn receiver power down when rpwdn = 1, the receiver circuitry is powered down, but the transmitter is still active. txhiz transmitter high impedance when txhiz = 1 the transmitter goes to a low-power, high-impedance state rsvd reserved. set to 0 for proper operation. 2.12.3 equalizer gain (eqgain): address 0x12 eq[4:0] the receive equalizer gain settings are broken down into 20 segments and provided at the five lsbs of this register, eq4 - eq0. 00001 corresponds to -2 db, 10100 corresponds to -40 db. the three msbs are dont cares. 2.12.4 ram address (ram): address 0x13 ram[7:0] the ram address pointer for the arbitrary waveform memory; a special write procedure must be followed to write the waveform ram. 7 (msb) 6 5 4 3 2 1 0 (lsb) ais ramplse rsvd set to 0 loopdn loopup rpwdn txhiz rsvd set to 0 7 (msb)6543210 (lsb) x x x eq4 eq3 eq2 eq1 eq0 7 (msb)6543210 (lsb) ram.7 ram.6 ram.5 ram.4 ram.3 ram.2 ram.1 ram.0
CS61310 ds440pp2 15 2.13 interrupts an interrupt will occur (int pulls low) in response to a change in the los, ais or nloop bits. the interrupt is cleared when the host processor writes a 1 to the respective bit in the control register. writing a 1 to los or nloop over the serial in- terface has three effects: 1) the current interrupt on the serial interface will be cleared. (note that simply reading the register bits will not clear the interrupt). 2) output data bits 5, 6 and 7 will be reset as ap- propriate. 3) interrupts for the corresponding los and nloop will be prevented from occurring. writing a 0 to either los or nloop enables the corresponding interrupt for los and nloop. reading the registers returns their current status or setting. register 16 outputs the status nloop and los and has bits 5, 6, and 7 encoded as shown in table 4. writing the arbitrary waveform ram requires a deviation from normal serial port access. register 19 is the ram address register for the arbitrary waveform. two consecutive address bytes are writ- ten; first the address/command byte is written to address 0x13, followed by the address in ram to be written. this dual address is then followed by the data byte for the waveform amplitude. there are 42 ram byte locations (numbered h00 to h29). 2.14 power on reset / reset upon power-up, the ic is held in a static state until the supply crosses a threshold of approximately 3 volts. when this threshold is crossed, the device will delay for about 10 ms to allow the power sup- ply to reach operating voltage. after this delay, cal- ibration of the transmit and receive sections commences. because power up conditions can vary considerably, it is recommended that the device be reset after the power supply has stabilized to ensure a known initial operational condition. the internal frequency generators can be calibrated only if a reference clock is present. the reference clock for the transmitter is provided by tclk. the reference for the receiver is either the crystal oscil- lator or mclk. if both the oscillator and mclk are active, mclk will be used as the reference source. the initial calibration should take less than 20 ms after pulses are input to the receiver. in operation, the device is continuously calibrated, making the performance of the device independent of power supply or temperature variations. the continuous calibration function forgoes any re- quirement to reset the line interface when in opera- tion. however, a reset function is available which will reinitiate calibration and clear all registers and clear the network loopback function. in host mode, a reset is initiated by simultaneously writing rloop and lloop to the register. the re- set will set all registers to 0 and initiate a calibra- tion. in hardware mode, the CS61310 is reset by simul- taneously setting rloop and lloop high for at table 4. register 16 decoding bits status 765 0 0 0 reset has occurred, or no program input 001rloop active 0 1 0 lloop active 0 1 1 los has changed state since last clear los occurred 100taos active 1 0 1 nloop has changed state since last clear nloop occurred 1 1 0 taos and lloop active 1 1 1 los and nloop have both changed state since last clear nloop and clear los
CS61310 16 ds440pp2 least 200 ns. hardware reset will clear network loopback functionality 2.15 power supply the device operates from a single +5 volt supply. separate pins for transmit and receive supplies pro- vide internal isolation. these pins should decou- pled to their respective grounds. decoupling and filtering of the power supplies is crucial for the proper operation of the analog cir- cuits in both the transmit and receive paths. a 47 m f tantalum and 1.0 m f mylar or ceramic capacitor should be connected between tv+ and tgnd, and a 0.1 m f mylar or ceramic capacitor should be con- nected between rv+ and rgnd. place capacitors as closely as possible to their respective power sup- ply pins. wire-wrap breadboarding of the line in- terface is not recommended because lead resistance and inductance serve to defeat the function of the decoupling capacitors. 3 arbitrary waveform generation in addition to the predefined pulse shapes, the user can create custom pulse shapes using the host mode. this flexibility allows the board designer to accommodate non-standard cables, emi filters, protection circuitry, etc. the arbitrary pulse shape of mark (a transmitted 1) is specified by describing it's pulse shape across three unit intervals (uis). this allows, for example, the long haul return-to-zero tail to extend into the next ui, or two uis, as is required for iso- lated pulses. each ui is divided into multiple phases, and the us- ers defines the amplitude of each phase. the wave- form of a space (a transmitted 0) is fixed at zero volts. examples of the phases are shown in figure 11. in all cases, to define an arbitrary wave- form, the user writes to the waveform register ei- ther 36, 39 or 42 times (12, 13 or 14 phases per ui for three uis). the phases are written in the order: ui1/phase1, ui1/phase2, ... , ui1/phase14, ui2/phase1, ... , ui2/phase14, ui3/phase1, ... , ui3/phase14. for dsx-1 and ds1 applications, the CS61310 di- vides the 648 ns ui into 13 uniform phases (49.8 ns each), and will ignore the phase amplitude informa- tion written for phase 14 of each ui. when transmitting pulses, the CS61310 will add the amplitude information from the prior two sym- bols with the amplitude of the first ui of the current symbol before outputting a signal on ttip/tring. therefore, a mark preceded by two spaces will be output exactly as the mark is programmed. howev- er, when one mark is preceded by marks, the first portion of the last mark may be modified. with ami data, where successive pulses have opposite polarity, the undershoot tail of one pulse will cause the rising edge of the next mark to rise more quick- ly, as shown in figure 12. the amplitude of each phase is described by a 7-bit, 2's complement number, where a positive value de- scribes pulse amplitude, and a negative value de- scribes pulse undershoot. the positive full value is hex 3f. the negative full value is hex 40. for t1, the typical output voltage is 38 mv/lsb (peak voltage across the ttip and tring outputs). dsx-1 (54% duty cycle) arbitrary waveform example ds-1 (50% duty cycle) arbitrary waveform example figure 11. phase definition of arbitrary waveforms
CS61310 ds440pp2 17 on the secondary of a 1:2 step-up transformer, the mv/lsb is twice the values stated above. note that although the full scale digital input is 3f, it is rec- ommended that full scale output voltage on the transformer primary be limited to 2.4 vpk. at high- er output voltages, the driver may not drive the re- quested output voltage. the amplitude information for all phases is written via the serial-port to arbitrary pulse shape regis- ters as described in an earlier section. each phase amplitude is written as an eight-bit byte, where the first phase of the symbol is written first. in serial-port host mode, the amplitude bytes are written lsb first. the contents of the arbitrary waveform register can be verified by reading the waveform register. notes: 1. in hardware mode the diagnostic modes are selected by directly setting the pins on the device; in host mode, the appropriate register bits are written for diagnostic modes. 2. in host mode the interrupts can be masked by writing a 1 to the los bit; there is no masking in the hardware mode. figure 12. example of summing of waveforms diagnostic mode availability (note 1) h/w host host mode (note 2) maskable loopback modes local loopback (lloop) yes yes no remote loopback (rloop) yes yes no in-band network loopback (nloop) yes yes yes internal data pattern generation and detection transmit all ones (taos) yes yes no in-band loop-up/down code generator no yes no error detection bipolar violation detection (bpv) yes yes no alarm condition monitoring receive loss of signal monitoring (los) yes yes yes receive alarm indication signal monitoring (ais) no yes yes other diagnostic reports receive line attenuation indicator (latn) yes yes no table 5. CS61310 diagnostic mode availability
CS61310 18 ds440pp2 turns ratio 1:2 step-up transmit, 1:1 receive primary inductance 1.2 mh min at 772 khz primary leakage inductance 0.5 m h max at 772 khz with secondary shorted secondary leakage inductance 0.5 m h max at 772 khz interwinding capacitance 40 pf max, primary to secondary et-constant 16 v- m s min table 6. transformer specification turns ratio(s) manufacturer part number package type 1:1ct pulse engineering pe-64936 1.5 kv, through-hole, single valor pt5008 schott 67130840 valor st5085 1.5 kv, surface mount, single schott 31187 1:2ct pulse engineering pe-65351 1.5 kv, through-hole, single valor pt5004 schott 617130850 valor st5086 1.5 kv, surface mount, single schott 31188 1:1.5ct pulse engineering t-1054 1.5 kv, through-hole, single schott 31705 valor st5074 1.5 kv, surface mount, single schott 31706 1:1ct 1:2ct pulse engineering pe-68678 1.5 kv, surface mount, dual valor st5162 pulse engineering pe-68877 1.5 kv, surface mount, dual extended temp. pulse engineering t-1068 1.5 kv, surface mount, quad port valor st5173 pulse engineering t-1031 3 kv, surface mount, dual 1:1ct 1:1.5ct pulse engineering t-1022 1.5 kv, surface mount, dual valor st5221 pulse engineering t-1077 1.5 kv, surface mount, dual extended temp pulse engineering t-1081 3 kv, surface mount, dual table 7. recommended tranformers for the CS61310
CS61310 ds440pp2 19 4 pin description mclk taos/clke tclk lloop/sclk tpos/tdata rloop/cs tneg/ubs lbo2/sdo mode lbo1/sdi rneg/bpv nloop/int rpos/rdata rgnd rclk rv+ xtalin rring xtalout rtip jasel latn los nc ttip tring tgnd tv+ top view 22 20 24 19 21 23 25 327 2 426 28 1 12 14 16 18 13 15 17 8 6 10 5 7 9 11 mclk tclk taos/clke tpos/tdata lloop/sclk tneg/ubs rloop/cs mode lbo2/sdo rneg/bpv lbo1/sdi rpos/rdata nloop/int rclk rgnd xtalin rv+ xtalout rring jasel rtip los latn ttip nc tgnd tring tv+
CS61310 20 ds440pp2 4.1 power supplies tgnd - ground transmit driver, pin 14. power supply ground for the transmit driver; typically 0 volts. tv+ - power supply, transmit driver, pin 15. power supply for the transmit driver; typically +5 volts. rv+ - power supply, pin 21. power supply for all subcircuits except the transmit driver; typically +5 volts. rgnd - ground, pin 22. power supply ground for all subcircuits except the transmit driver; typically 0 volts. 4.2 oscillator xtalin, xtalout - crystal connections, pins 9 and 10. a 6.176 mhz (or 8.192 mhz) crystal can be connected across these pins. this oscillator provides the reference frequency for the liu if mclk is not provided. the load capacitance presented to the crystal by these pins should be approximately 19pf (ic and package, when soldered into a circuit board). the jitter attenuator may be disabled by tying xtalin to rv+ through a 1k w resistor, and floating xtalout. when pin 9 has no clock input, a clock must be supplied to the mclk pin. alternatively an external 6.176 mhz (8.192 mhz) clock can be driven into xtalin, and the jitter attenuator circuit will operate. if mclk is provided, and xtalin is tied low or left floating, the jitter attenuator will be enabled. 4.3 control mclk - master clock input, pin 1. either mclk or the crystal oscillator provide the master frequency reference for the CS61310. if both mclk and the crystal oscillator are present, the oscillator is ignored. mclk should be 1.544 mhz. if mclk is not used, it must be grounded. mode - mode select input, pin 5. setting the mode pin high puts the CS61310 into host mode where the device is controlled by a microprocessor, via a serial port. setting the mode pin low, configures the part for hardware mode control where various control and status are provided on dedicated pins. the mode pin is internally pulled down placing the part in hardware mode when this pin is left floating. tying the mode pin to rclk places the chip in hardware mode and enables the b8zs encoder/decoder (provided that coder mode has been enabled; see the description for tneg/ubs pin). jasel - jitter attenuator select, pin 11. if the jitter attenuator is enabled (crystal oscillator active, or xtalin tied low or left floating with mclk provided), setting jasel high places the jitter attenuator in the receive path; setting jasel low places the jitter attenuator in the transmit path. nc - no connect, pin 17. the input voltage to this pin does not effect normal operation.
CS61310 ds440pp2 21 lbo1, lbo2 - line build out 1 and 2, pins 24 and 25 (hardware mode). transmitted line build out pulse shapes are selected by setting lbo1/2: 0/0 = 0 db, 0/1 = -7.5 db, 1/0 = -15 db, and 1/1 = -22.5 db. rloop - remote loopback input, pin 26 (hardware mode). setting rloop to a logic 1 causes the received signal to be passed through the jitter attenuator (if active) and retransmitted onto the line. the internal encoders/decoders will be bypassed in remote loopback. simultaneously setting rloop and lloop high while taos is low resets the CS61310. simultaneously setting rloop, lloop and taos high enables network loopback detection. lloop - local loopback input, pin 27(hardware mode). setting lloop to a logic 1 internally routes the transmitter input to the receiver output. if taos is low, the signal being output from the transmitter will be internally routed to the receiver inputs allowing nearly the entire chip to be tested. if taos and lloop are set high at the same time, the local loopback will occur at the jitter attenuator (excluding the transmit and receive circuitry) and the transmitter will transmit all ones. simultaneously setting rloop and lloop high while taos is low resets the CS61310. simultaneously setting rloop, lloop and taos high enables network loopback detection. taos - transmit all ones select input, pin 28 (hardware mode). setting taos to logic 1 causes continuous ones to be transmitted at the tclk frequency. when taos is high, tpos and tneg (tdata) are not output at the ttip/tring pins. taos is overridden by remote loopback. setting taos, lloop, and rloop high simultaneously enables network loopback detection. 4.4 status los - loss of signal output, pin 12. los goes high when 175 consecutive zeros are received. los returns low when the ones density reaches 12.5% (based on 175 consecutive bit periods, starting with a one and containing less than 100 consecutive zeros, as prescribed in ansi t1.231-1993). latn - line attenuation indication output, pin 18. latn is an encoded output that indicates the receive equalizer gain setting in relation to a five rclk cycle period. if latn is high for one rclk cycle, the equalizer is set for 7.5 db gain, two cycles = 15 db gain, three cycles = 22.5 db gain, four cycles = 0 db. latn may be sampled on the rising edge of rclk. nloop - network loopback output, pin 23 (hardware mode). nloop goes high when a 00001 pattern is received for five seconds putting the CS61310 into network (remote) loopback. network loopback is deactivated upon receipt of a 001 pattern for five seconds, or by the selection of rloop. network loopback is temporarily suspended with lloop, but the state of the nloop pin does not change. 4.5 serial control interface int - interrupt output, pin 23 (host mode). int pulls low to flag the host processor when nloop, ais or los changes state. int is an open drain output and should be tied to the supply through a resistor. sdi - serial data input, pin 24 (host mode). data input to the on-chip register is sampled on the rising edge of sclk.
CS61310 22 ds440pp2 sdo - serial data output, pin 25 (host mode). status and control information are output from the on-chip register on sdo. if clke is high, sdo is valid on the rising edge of sclk. if clke is low, sdo is valid on the falling edge of sclk. sdo goes to a high-impedance state when the serial port is being written to, or after bit d7 is output or cs goes high (whichever occurs first). cs - chip select, pin 26 (host mode). the serial interface is accessible when cs transitions from high to low. sclk - serial clock input, pin 27 (host mode). sclk is used to write or read data bits to or from the serial port registers. clke - clock edge input, pin 28 (host mode). setting clke to logic 1 causes rpos and rneg (rdata) to be valid on the falling edge of rclk, and sdo to be valid on the rising edge of sclk. conversely, setting clke to logic 0 causes rpos and rneg (rdata) to be valid on the rising edge of rclk and sdo to be valid on the falling edge of sclk. 4.6 data input/output tclk - transmit clock input, pin 2. the 1.544 mhz transmit clock is input on this pin. tpos and tneg or tdata are sampled on the falling edge of tclk. tpos/tneg - transmit positive pulse, transmit negative pulse, pins 3 and 4. data input to tpos and tneg is sampled on the falling edge of tclk and transmitted onto the line at ttip and tring. an input on tpos results in transmission of a positive pulse; an input on tneg results in transmission of a negative pulse. if tneg, pin 4, is held high for 16 tclk cycles, the CS61310 reconfigures for unipolar (single pin nrz) data input at pin 3, tdata. if tneg goes low the CS61310 switches back to two-pin bipolar data input format. tdata - transmit data, pin 3. when pin 4, tneg/ubs, is held high, pin 3 becomes tdata, a single-line nrz (unipolar) data input sampled on the falling edge of tclk. ubs - unipolar / bipolar select, pin 4. when ubs is held high for 16 consecutive tclk cycles (15 consecutive bipolar violations) the CS61310 reconfigures for unipolar (single-line nrz) data input / output format. pin 3 becomes tdata, pin 7 becomes rdata, and pin 6 becomes bpv. neg/rpos - receive negative pulse, receive positive pulse, pins 6 and 7. recovered data output on rpos and rneg is stable and valid on the rising edge of rclk in hardware mode. in host mode, clke determines the edge of rclk on which rpos and rneg are valid. a positive pulse on rtip with respect to rring generates a logic 1 on rpos; a positive pulse on rring with respect to rtip generates a logic 1 on rneg. bpv - bipolar violation, pin 6. when pin 4 (tneg/ubs) is held high, received bipolar violations are flagged by bpv (rneg) going high along with the offending bit output from rdata. if the b8zs or hdb3 encoder/decoder is activated, bpv will not flag bipolar violations resulting from valid zero substitutions.
CS61310 ds440pp2 23 rrdata - received data, pin 7. unipolar data (single-line nrz) data is output on rdata when pin 4, tneg/ubs, is held high. rclk - recovered clock output, pin 8. rclk outputs the clock recovered from the input signal at rtip and rring. in a loss of signal state rclk is driven either by mclk or the crystal oscillator, or retains the frequency prior to the los state, depending on the clocks provided. while los is true, rclk will be driven either by mclk or the crystal oscillator. if the jitter attenuator is in the receive path, rclk will make a smooth transition to the los timing. rclk will remain at its frequency prior to los. rtip,rring - receive tip, receive ring, pins 19,20. the b8zs signal received from the line is input via these pins. a 1:1 transformer and appropriate matching resistors are required as shown in the applications section. data and clock recovered from the signal input on these pins is output via rpos, rneg, and rclk. ttip, tring - transmit tip, transmit ring, pins 13,16 these pins are the output of the differential transmit driver. the transformer and matching resistors can be chosen to give the desired pulse height (see application schematics)
CS61310 24 ds440pp2 5 package dimensions 1. positional tolerance of leads shall be within 0.25 mm (0.010 in.) at maximum material condition, in relation to seating plane and each other. 2. dimension ea to center of leads when formed parallel. 3. dimension e does not include mold flash. inches millimeters dim min max min max a 0.155 0.200 3.94 5.08 a1 0.020 0.040 0.51 1.02 b 0.014 0.022 0.36 0.56 b1 0.040 0.065 1.02 1.65 c 0.008 0.015 0.20 0.38 d 1.435 1.465 36.45 36.83 e 0.540 0.560 13.72 14.22 e 0.095 0.105 2.41 2.67 ea 0.600 0.625 15.24 15.87 l 0.125 0.150 3.18 3.81 0 15 0 15 28 pin plastic (pdip) package drawing e d seating plane b1 e b a l a1 top view bottom view side view 1 ea c
CS61310 ds440pp2 25 inches millimeters dim min max min max a 0.165 0.180 4.043 4.572 a1 0.090 0.120 2.205 3.048 b 0.013 0.021 0.319 0.533 d 0.485 0.495 11.883 12.573 d1 0.450 0.456 11.025 11.582 d2 0.390 0.430 9.555 10.922 e 0.485 0.495 11.883 12.573 e1 0.450 0.456 11.025 11.582 e2 0.390 0.430 9.555 10.922 e 0.040 0.060 0.980 1.524 jedec #: ms-018 28l plcc package drawing d1 d e1 e d2/e2 b e a1 a
CS61310 26 ds440pp2 6 applications control & monitor frame format encoder/ decoder CS61310 in hardware mode line length setting 28 1 26 27 5 7 6 8 3 4 2 9 10 + 33 m f rgnd 0.1 m f +5v 21 15 + 1.0 m f tgnd rv+ tv+ taos mclk rloop lloop mode rpos rneg rclk tpos tneg tclk xtalin xtalout rgnd tgnd 22 14 lbo2 lbo1 rtip rring tring ttip 24 25 1:2 pe-65351 12 23 los nloop 11 jasel receive line transmit line 19 20 16 13 r1 r2 1 5 2 6 0.47 m f 2 6 1 5 1ct:1 pe-64936 0.47 m f r3 r4 figure 13. hardware mode operation note: the 0.47 m f capacitor between r1 & r2 may be omitted if common mode noise is not an issue. note: the optional 0.47 m f dc blocking cap eliminates dc saturation current through t2 100 w r1 ( w ) 50 r2 ( w ) 50 r3 ( w ) 9.1 r4 ( w ) 9.1
CS61310 ds440pp2 27 control & monitor frame format encoder/ decoder CS61310 in host mode receive line transmit line 28 1 12 6 5 7 6 8 3 4 2 9 10 rv+ + 33 m f rgnd 0.1 m f +5v 21 15 + 1.0 m f tgnd rv+ tv+ clke mclk los bpv mode rpos rneg rclk tpos tneg tclk xtalin xtalout rgnd tgnd 22 14 sclk cs int sdi sdo rtip rring tring ttip 19 20 16 13 r1 r2 1 5 2 6 0.47 m f 2 6 1 5 1:1.5 t-1054 1ct:1 pe-64936 m p serial port 27 26 23 24 25 18 latn 1 k w 11 jasel 0.47 m f t1 100 w r1 ( w ) 50 r2 ( w ) 50 figure 14. matched impedence output configuration
CS61310 28 ds440pp2 transmit line receive line tv+ rv+ mode rclk rpos rneg tclk tpos tneg sclk sdi sdo int cs +5v rmsync rfsync rsigsel rchclk rser rabcd tmo tsigsel tsigfr tchclk tser tabcd rlclk rlink tlclk tlink tmsync test vss rsigfr cs62181/cs62180b CS61310 tfsync vdd sps rclk rpos rneg tclk tpos tneg sclk sdi sdo int cs ryel rcl rbv rfer rlos rst data link supervision host processor 39 3 12 13 14 15 16 17 18 19 21 24 33 34 35 36 37 38 40 1 2 4 5 6 7 8 9 10 11 20 22 23 25 26 27 28 29 30 31 32 ttip tring rtip rring clke 1.544 mhz serial backplane control pcm data signalling pcm data signalling q q c d p q q c d p rmsync rsigsel slc-96 multiframe sync vdd (optional) backplane interface ? figure 15. typical system connection
? notes ?

▲Up To Search▲

Price & Availability of CS61310

	To Download CS61310 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .